JPS624867B2 - - Google Patents
Info
- Publication number
- JPS624867B2 JPS624867B2 JP57176499A JP17649982A JPS624867B2 JP S624867 B2 JPS624867 B2 JP S624867B2 JP 57176499 A JP57176499 A JP 57176499A JP 17649982 A JP17649982 A JP 17649982A JP S624867 B2 JPS624867 B2 JP S624867B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- polysilicon
- silicon
- silicon dioxide
- sub
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
- H01L21/76213—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose
- H01L21/76216—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO introducing electrical inactive or active impurities in the local oxidation region, e.g. to alter LOCOS oxide growth characteristics or for additional isolation purpose introducing electrical active impurities in the local oxidation region for the sole purpose of creating channel stoppers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28123—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
- H01L21/28132—Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects conducting part of electrode is difined by a sidewall spacer or a similar technique, e.g. oxidation under mask, plating
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/0123—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
- H10D84/0126—Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
- H10D84/0135—Manufacturing their gate conductors
- H10D84/0142—Manufacturing their gate conductors the gate conductors having different shapes or dimensions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/01—Manufacture or treatment
- H10D84/02—Manufacture or treatment characterised by using material-based technologies
- H10D84/03—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
- H10D84/038—Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
- H10D84/80—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
- H10D84/82—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
- H10D84/83—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S438/00—Semiconductor device manufacturing: process
- Y10S438/942—Masking
- Y10S438/947—Subphotolithographic processing
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Formation Of Insulating Films (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US335953 | 1981-12-30 | ||
US06/335,953 US4445267A (en) | 1981-12-30 | 1981-12-30 | MOSFET Structure and process to form micrometer long source/drain spacing |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58118155A JPS58118155A (ja) | 1983-07-14 |
JPS624867B2 true JPS624867B2 (en]) | 1987-02-02 |
Family
ID=23313943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57176499A Granted JPS58118155A (ja) | 1981-12-30 | 1982-10-08 | 半導体装置の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US4445267A (en]) |
EP (1) | EP0083783B1 (en]) |
JP (1) | JPS58118155A (en]) |
DE (1) | DE3277664D1 (en]) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0215987U (en]) * | 1988-07-19 | 1990-02-01 |
Families Citing this family (28)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4636834A (en) * | 1983-12-12 | 1987-01-13 | International Business Machines Corporation | Submicron FET structure and method of making |
US4546535A (en) * | 1983-12-12 | 1985-10-15 | International Business Machines Corporation | Method of making submicron FET structure |
US4551906A (en) * | 1983-12-12 | 1985-11-12 | International Business Machines Corporation | Method for making self-aligned lateral bipolar transistors |
US4555842A (en) * | 1984-03-19 | 1985-12-03 | At&T Bell Laboratories | Method of fabricating VLSI CMOS devices having complementary threshold voltages |
US4658496A (en) * | 1984-11-29 | 1987-04-21 | Siemens Aktiengesellschaft | Method for manufacturing VLSI MOS-transistor circuits |
US5257095A (en) * | 1985-12-04 | 1993-10-26 | Advanced Micro Devices, Inc. | Common geometry high voltage tolerant long channel and high speed short channel field effect transistors |
DE3602461A1 (de) * | 1986-01-28 | 1987-07-30 | Telefunken Electronic Gmbh | Verfahren zum herstellen eines sperrschicht-feldeffekttransistors |
EP0238690B1 (en) * | 1986-03-27 | 1991-11-06 | International Business Machines Corporation | Process for forming sidewalls |
US4689869A (en) * | 1986-04-07 | 1987-09-01 | International Business Machines Corporation | Fabrication of insulated gate gallium arsenide FET with self-aligned source/drain and submicron channel length |
US5179034A (en) * | 1987-08-24 | 1993-01-12 | Hitachi, Ltd. | Method for fabricating insulated gate semiconductor device |
JPH0766968B2 (ja) * | 1987-08-24 | 1995-07-19 | 株式会社日立製作所 | 半導体装置及びその製造方法 |
EP0313683A1 (en) * | 1987-10-30 | 1989-05-03 | International Business Machines Corporation | Method for fabricating a semiconductor integrated circuit structure having a submicrometer length device element |
EP0416141A1 (de) * | 1989-09-04 | 1991-03-13 | Siemens Aktiengesellschaft | Verfahren zur Herstellung eines FET mit asymmetrisch angeordnetem Gate-Bereich |
US5153145A (en) * | 1989-10-17 | 1992-10-06 | At&T Bell Laboratories | Fet with gate spacer |
JP2673380B2 (ja) * | 1990-02-20 | 1997-11-05 | 三菱電機株式会社 | プラズマエッチングの方法 |
US5273921A (en) * | 1991-12-27 | 1993-12-28 | Purdue Research Foundation | Methods for fabricating a dual-gated semiconductor-on-insulator field effect transistor |
US5470801A (en) * | 1993-06-28 | 1995-11-28 | Lsi Logic Corporation | Low dielectric constant insulation layer for integrated circuit structure and method of making same |
US6184083B1 (en) * | 1997-06-30 | 2001-02-06 | Kabushiki Kaisha Toshiba | Semiconductor device and method of manufacturing the same |
WO2000001015A1 (en) * | 1998-06-30 | 2000-01-06 | Sharp Kabushiki Kaisha | Semiconductor device and method of manufacture thereof |
US5981363A (en) * | 1998-11-17 | 1999-11-09 | Gardner; Mark I. | Method and apparatus for high performance transistor devices |
CN1106099C (zh) * | 1999-06-14 | 2003-04-16 | 林昌鑫 | 多媒体数据的播放装置与方法 |
WO2001018859A1 (en) | 1999-09-10 | 2001-03-15 | Unaxis Usa Inc. | Magnetic pole fabrication process and device |
US6547975B1 (en) | 1999-10-29 | 2003-04-15 | Unaxis Usa Inc. | Magnetic pole fabrication process and device |
US20110003466A1 (en) * | 2009-07-02 | 2011-01-06 | Innovalight, Inc. | Methods of forming a multi-doped junction with porous silicon |
US8420517B2 (en) * | 2009-07-02 | 2013-04-16 | Innovalight, Inc. | Methods of forming a multi-doped junction with silicon-containing particles |
US20110183504A1 (en) * | 2010-01-25 | 2011-07-28 | Innovalight, Inc. | Methods of forming a dual-doped emitter on a substrate with an inline diffusion apparatus |
US8163587B2 (en) | 2009-07-02 | 2012-04-24 | Innovalight, Inc. | Methods of using a silicon nanoparticle fluid to control in situ a set of dopant diffusion profiles |
WO2012012167A1 (en) | 2010-06-30 | 2012-01-26 | Innovalight, Inc | Methods of forming a floating junction on a solar cell with a particle masking layer |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4062699A (en) * | 1976-02-20 | 1977-12-13 | Western Digital Corporation | Method for fabricating diffusion self-aligned short channel MOS device |
US4145459A (en) * | 1978-02-02 | 1979-03-20 | Rca Corporation | Method of making a short gate field effect transistor |
US4209350A (en) * | 1978-11-03 | 1980-06-24 | International Business Machines Corporation | Method for forming diffusions having narrow dimensions utilizing reactive ion etching |
US4256514A (en) * | 1978-11-03 | 1981-03-17 | International Business Machines Corporation | Method for forming a narrow dimensioned region on a body |
US4209349A (en) * | 1978-11-03 | 1980-06-24 | International Business Machines Corporation | Method for forming a narrow dimensioned mask opening on a silicon body utilizing reactive ion etching |
US4234362A (en) * | 1978-11-03 | 1980-11-18 | International Business Machines Corporation | Method for forming an insulator between layers of conductive material |
US4201603A (en) * | 1978-12-04 | 1980-05-06 | Rca Corporation | Method of fabricating improved short channel MOS devices utilizing selective etching and counterdoping of polycrystalline silicon |
US4244001A (en) * | 1979-09-28 | 1981-01-06 | Rca Corporation | Fabrication of an integrated injection logic device with narrow basewidth |
US4359816A (en) * | 1980-07-08 | 1982-11-23 | International Business Machines Corporation | Self-aligned metal process for field effect transistor integrated circuits |
US4358340A (en) * | 1980-07-14 | 1982-11-09 | Texas Instruments Incorporated | Submicron patterning without using submicron lithographic technique |
US4334348A (en) * | 1980-07-21 | 1982-06-15 | Data General Corporation | Retro-etch process for forming gate electrodes of MOS integrated circuits |
US4324038A (en) * | 1980-11-24 | 1982-04-13 | Bell Telephone Laboratories, Incorporated | Method of fabricating MOS field effect transistors |
US4366613A (en) * | 1980-12-17 | 1983-01-04 | Ibm Corporation | Method of fabricating an MOS dynamic RAM with lightly doped drain |
US4375713A (en) * | 1980-12-22 | 1983-03-08 | Textron, Inc. | Clasp for adjusting bracelet length |
-
1981
- 1981-12-30 US US06/335,953 patent/US4445267A/en not_active Expired - Lifetime
-
1982
- 1982-10-08 JP JP57176499A patent/JPS58118155A/ja active Granted
- 1982-12-27 DE DE8282111970T patent/DE3277664D1/de not_active Expired
- 1982-12-27 EP EP82111970A patent/EP0083783B1/en not_active Expired
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0215987U (en]) * | 1988-07-19 | 1990-02-01 |
Also Published As
Publication number | Publication date |
---|---|
EP0083783A2 (en) | 1983-07-20 |
JPS58118155A (ja) | 1983-07-14 |
EP0083783B1 (en) | 1987-11-11 |
DE3277664D1 (en) | 1987-12-17 |
US4445267A (en) | 1984-05-01 |
EP0083783A3 (en) | 1985-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS624867B2 (en]) | ||
US4419810A (en) | Self-aligned field effect transistor process | |
EP0083088B1 (en) | Method of producing field effect transistors having very short channel length | |
EP0083784B1 (en) | Procedure for manufacturing integrated circuit devices having sub-micrometer dimension elements, and resulting structure | |
US4359816A (en) | Self-aligned metal process for field effect transistor integrated circuits | |
US5304510A (en) | Method of manufacturing a multilayered metallization structure in which the conductive layer and insulating layer are selectively deposited | |
US4287661A (en) | Method for making an improved polysilicon conductor structure utilizing reactive-ion etching and thermal oxidation | |
KR970011263B1 (ko) | 반도체 디바이스의 노출된 반도체 영역에 자기-정렬 금속화 부분을 형성하는 방법 및 반도체 디바이스 | |
US6218710B1 (en) | Method to ensure isolation between source-drain and gate electrode using self aligned silicidation | |
KR100764918B1 (ko) | 상감 세공 컨택 및 게이트 공정으로 제조된 자기-정렬 소스 및 드레인 확장부 | |
JPH0358173B2 (en]) | ||
JP2942998B2 (ja) | 非対称cmos電界効果トランジスタ | |
JPH0317224B2 (en]) | ||
JPH0480532B2 (en]) | ||
JPH0452615B2 (en]) | ||
JPH03178135A (ja) | 絶縁ゲート電界効果トランジスタ製造方法 | |
US4520553A (en) | Process for manufacturing an integrated insulated-gate field-effect transistor | |
US4514893A (en) | Fabrication of FETs | |
US5319231A (en) | Insulated gate semiconductor device having an elevated plateau like portion | |
JPH0523056B2 (en]) | ||
TW471034B (en) | Method of forming lightly doped drain and source/drain for field effect transistor | |
JPH0260131A (ja) | 電界効果半導体装置の製造方法 | |
JPS58217499A (ja) | 薄膜の微細加工方法 | |
JPH0219622B2 (en]) | ||
JPS6020573A (ja) | 半導体装置の製法 |